Study of Optimization of Power Consumption and Layout Size Is Particularly Critical For the Amplifier Circuit

Authors

  • Dr. Dharamjit Department of Electrical Engineering, Government Engineering College, Samastipur, Bihar, India Author
  • Dr. K. B. Singh Department of Physics, Koshi College, Khagaria, Munger University, Munger, Bihar, India Author

Keywords:

FIRS, Electrical Component, MUX, Noise

Abstract

In this paper, we present the optimization of power consumption and layout size, particularly critical for the amplifier circuit.

📊 Article Downloads

References

K. H. Kim and S. J. Kim, “Noise performance design of CMOS preamplifier for the active semiconductor neural probe,” IEEE Transactions on Biomedical Engineering, Vol. 47, no. 8, pp. 1097-1105, Aug. 2000.

G. A. May, S. A. Shamma and R. L. White, “A tantalum-on-sapphire microelectrode array,” IEEE Trans. Electron Devices, vol. ED-26, no. 12, pp. 1932-1939, Dec. 1979.

R. S. Pickard, P. L. Joseph, A. J. Collins and R. C. J. Hicks, “Flexible printed-circuit probe for electrophysiology,” Med. & Biol. Eng. & Comput., no. 17, pp. 261-267, 1979.

N. A. Blum, B. G. Carkhuff, H. K. Charles, Jr., R. L. Edwards and R. L. Meyer, “Multisite microprobes for neural recordings,” IEEE Trans. Biomed. Eng., vol. 38, no. 1, pp. 68-74, Jan. 1991.

K. Najafi, K. D. Wise, and T. Mochizuki, “A high-yield IC-compatible multichannel recording array,” IEEE Trans. Electron Devices, vol. ED-32, pp. 1206-1211, July 1985.

Hoogerwerf and K. D. Wise, “A three-dimensional microelectrode array for chronic neural recording,” IEEE Transactions on Biomedical Engineering, vol. 41, no. 12, pp. 1136-1146, Dec. 1994.

K. E. Jones, P. K. Campbell, and R. A. Normann, “A glass/silicon composite intracortical electrode array,” Ann. Biomedical Engineering, vol. 20, no. 4, pp. 423-437, 1992.

R. R. Harrison, “A low-power, low-noise CMOS amplifier for neural recording applications,” Proceedings of the 2002 IEEE International Symposium on Circuits and Systems (ISCAS'02), Scottsdale, Ariz. 5:197-200.

J. Jin and K. D. Wise, “An implantable CMOS circuit interface for multiplexed microelectrode recording arrays,” IEEE Journal of Solid State Circuits, vol. 27, no. 3, March 1992.

Downloads

Published

23-02-2025

Issue

Section

Research Articles

How to Cite

Study of Optimization of Power Consumption and Layout Size Is Particularly Critical For the Amplifier Circuit. (2025). International Journal of Scientific Research in Science and Technology, 12(1), 782-786. https://www.ijsrst.com/index.php/home/article/view/IJSRST251594